



SHENZHEN TUOFENG SEMICONDUCTOR TECHNOLOGY CO.,LTD


# DFN-3x3-8L Plastic-Encapsulate MOSFETS

2009B


## 2009B Dual N-Channel MOSFET

$V_{(BR)DSS}$	$R_{DS(on)}\text{MAX}$	$I_D \text{ Max}$
20V	0.015Ω @ 4.5V	9.0A
	0.018Ω @ 2.5V	


DFN-3x3-8L



Equivalent Circuit



MARKING



Y :year code W :week code

## ABSOLUTE MAXIMUM RATINGS ( $T_a=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current	$I_D$	9	A
Pulsed Drain Current (note 1)	$I_{DM}$	30	A
Thermal Resistance from Junction to Ambient (note 2)	$R_{\theta JA}$	82	°C/W
Junction Temperature	$T_J$	150	°C
Storage Temperature	$T_{STG}$	-55~+150	°C
Lead Temperature for Soldering Purposes(1/8" from case for 10 s)	$T_L$	260	°C



SHENZHEN TUOFENG SEMICONDUCTOR TECHNOLOGY CO.,LTD

## DFN-3x3-8L Plastic-Encapsulate MOSFETS

2009B

## MOSFET ELECTRICAL CHARACTERISTICS

Ta = 25 °C unless otherwise specified

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>STATIC CHARACTERISTICS</b>						
Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	20			V
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> = 19V, V <sub>GS</sub> = 0V			100	nA
Gate-body leakage current	I <sub>GSS</sub>	V <sub>GS</sub> = ±12V, V <sub>DS</sub> = 0V			±100	nA
Gate threshold voltage (note 3)	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	0.5	0.64	1.0	V
Drain-source on-resistance (note 3)	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 6.0A		12.5	15	mΩ
		V <sub>GS</sub> = 3.8V, I <sub>D</sub> = 5.0A		13.3	16	mΩ
		V <sub>GS</sub> = 2.5V, I <sub>D</sub> = 4.0A		15.5	18	mΩ
Forward transconductance (note 3)	g <sub>FS</sub>	V <sub>DS</sub> = 5V, I <sub>D</sub> = 5.4A	10			S
Diode forward voltage (note 3)	V <sub>SD</sub>	I <sub>S</sub> = 2.00A, V <sub>GS</sub> = 0V		0.76	1.0	V
<b>DYNAMIC CHARACTERISTICS (note 4)</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 0V, f = 1MHz		615		pF
Output Capacitance	C <sub>oss</sub>			150		pF
Reverse Transfer Capacitance	C <sub>rss</sub>			120		pF
<b>SWITCHING CHARACTERISTICS (note 4)</b>						
Turn-on delay time	t <sub>d(on)</sub>	V <sub>GS</sub> = 4.5V, V <sub>DS</sub> = 10V, I <sub>D</sub> = 3A R <sub>GEN</sub> = 3Ω		7.2		ns
Turn-on rise time	t <sub>r</sub>			13		ns
Turn-off delay time	t <sub>d(off)</sub>			29		ns
Turn-off fall time	t <sub>f</sub>			11		ns
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 6A		12		nC
Gate-Source Charge	Q <sub>gs</sub>			1.2		nC
Gate-Drain Charge	Q <sub>gd</sub>			3.0		nC

## Notes :

1. Repetitive rating: Pulse width limited by maximum junction temperature
2. Surface Mounted on FR4 board, t ≤ 10 sec.
3. Pulse test : Pulse width ≤ 300μs, duty cycle ≤ 2%.
4. Guaranteed by design, not subject to production.

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS:




Figure 1: On-Regions Characteristics








Figure 2: Transfer Characteristics




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS<sup>1</sup>


Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Case




Figure 11: Normalized Maximum Transient Thermal Impedance




SHENZHEN TUOFENG SEMICONDUCTOR TECHNOLOGY CO.,LTD


## DFN-3x3-8L Plastic-Encapsulate MOSFETS

2009B


## DFNWB3×3-8L-J Package Outline Dimensions(Unit:mm)



TOP VIEW




BOTTOM VIEW



SIDE VIEW

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.203REF.		0.008REF.	
D	2.924	3.076	0.115	0.121
E	2.924	3.076	0.115	0.121
D1	2.200	2.400	0.087	0.094
E1	1.400	1.600	0.055	0.063
b	0.250	0.350	0.010	0.014
k	0.200MIN		0.008MIN	
e	0.650TYP.		0.026TYP.	
L	0.324	0.476	0.013	0.019

## DFNWB3×3-8L-J Suggested Pad Layout



## Note:

1. Controlling dimension:in millimeters.
- 2.General tolerance: $\pm 0.050\text{mm}$ .
- 3.The pad layout is for reference purposes only.