

Description


TF035N10NG uses advanced power trench MOSFET technology that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance. This device is well suited for high efficiency fast switching applications.



Applications

- DC/DC Converter
- Power Management Switches


Product Summary



$$V_{DS}=100V \quad I_D=120A$$

$$R_{DS(10V \text{ TYP})} = 3.6m\Omega$$

$$R_{DS(4.5V \text{ TYP})} = 5.2m\Omega$$



PDFNWB5x6-8L

Package Marking and Ordering Information:

Part NO.	TF035N10NG
Marking1	035N10NG:TF035N10NG
Marking2	TF:tuofeng; Y:year code; X:Week; AA:device code;
Basic ordering unit (pcs)	5000

Absolute Maximum Ratings (T_A = 25°C, unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain-Source Voltage		V _{DS}	100	V
Gate-Source Voltage		V _{GS}	±20	V
Continuous Drain Current	T _C =25°C	I _D	120	A
	T _C =100°C		76	
Pulsed Drain Current ¹		I _{DM}	480	A
Single Pulse Avalanche Energy ²		E _{AS}	320	mJ
Total Power Dissipation	T _C =25°C	P _D	131.6	W
Operating Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance from Junction-to-Ambient ³	R _{θJA}	48	°C/W
Thermal Resistance from Junction-to-Case	R _{θJC}	0.95	°C/W

Electrical Characteristics (T_J = 25°C, unless otherwise noted)

Parameter		Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static Characteristics							
Drain-Source Breakdown Voltage		V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	100	-	-	V
Gate-body Leakage current		I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V	-	-	±100	nA
Zero Gate Voltage Drain Current	T _J =25°C	I _{DSS}	V _{DS} =100V, V _{GS} = 0V	-	-	1	μA
	T _J =100°C			-	-	100	
Gate-Threshold Voltage		V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.2	1.8	2.5	V
Drain-Source on-Resistance ⁴		R _{DS(on)}	V _{GS} = 10V, I _D = 20A	-	3.6	4.5	mΩ
			V _{GS} = 4.5V, I _D = 15A	-	5.2	6.7	
Forward Transconductance ⁴		g _{fs}	V _{DS} = 10V, I _D = 20A	-	70	-	S
Dynamic Characteristics ⁵							
Input Capacitance		C _{iss}	V _{DS} = 50V, V _{GS} =0V, f =1MHz	-	5475	-	pF
Output Capacitance		C _{oss}		-	768	-	
Reverse Transfer Capacitance		C _{rss}		-	22	-	
Gate Resistance		R _g	f =1MHz	-	1.3	-	Ω
Switching Characteristics ⁵							
Total Gate Charge		Q _g	V _{GS} = 10V, V _{DS} = 50V, I _D =20A	-	111.2	-	nC
Gate-Source Charge		Q _{gs}		-	17.5	-	
Gate-Drain Charge		Q _{gd}		-	30.2	-	
Turn-on Delay Time		t _{d(on)}	V _{GS} =10V, V _{DD} =50V, R _G = 3Ω, I _D = 20A	-	22.2	-	ns
Rise Time		t _r		-	37.8	-	
Turn-off Delay Time		t _{d(off)}		-	95.2	-	
Fall Time		t _f		-	35.6	-	
Body Diode Reverse Recovery Time		t _{rr}	I _F = 20A, dI/dt=100A/μs	-	59.4	-	ns
Body Diode Reverse Recovery Charge		Q _{rr}		-	91.8	-	nC
Drain-Source Body Diode Characteristics							
Diode Forward Voltage ⁴		V _{SD}	I _S = 20A, V _{GS} = 0V	-	-	1.2	V
Continuous Source Current	T _C =25°C	I _S	-	-	-	120	A

Notes:

1. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)} = 150°C.
2. The EAS data shows Max. rating. The test condition is V_{DD} = 25V, V_{GS} = 10V, L = 0.4mH, I_{AS} = 40A
3. The data tested by surface mounted on a 1 inch2 FR-4 board with 2OZ copper, The value in any given application depends on the user's specific board design.
4. The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%.
5. This value is guaranteed by design hence it is not included in the production test.

Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Forward Characteristics of Reverse




Figure 4. $R_{DS(on)}$ vs. V_{GS}




Figure 5. $R_{DS(on)}$ vs. I_D




Figure 6. Normalized $R_{DS(on)}$ vs. Temperature




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure10. Safe Operating Area




Figure 11. Normalized Maximum Transient Thermal Impedance

Test Circuit




Figure A. Gate Charge Test Circuit & Waveforms




Figure B. Switching Test Circuit & Waveforms






Figure C. Unclamped Inductive Switching Circuit & Waveforms

PDFNWB5x6-8L Package Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.100	0.035	0.043
A3	0.254REF.		0.010REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
θ	10°	12°	10°	12°

PDFNWB5x6-8L Suggested Pad Layout



Note:

1. Controlling dimension: in millimeters.
2. General tolerance: $\pm 0.05\text{mm}$.
3. The pad layout is for reference purposes only.