

## Description

The TFS040N03N uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other switching application.

## General Feature

$V_{DS} = 30V$  ,  $I_D = 48A$

$R_{DS(ON)} \text{ Typ } = 3.9m\Omega$  @  $V_{GS}=10V$

$R_{DS(ON)} \text{ Typ } = 5.5m\Omega$  @  $V_{GS}=4.5V$


High Power and current handing capability Lead free product is acquired

Surface mount package


## Application

Battery switch

DC/DC converter



Schematic diagram



DFN5060-8L

## •Package Marking and Ordering Information:

Part NO.	TFS040N03N		
Marking1	S040N03N: TFS040N03N		
Marking2	TF:tuofeng; Y:year code; X:Week; AA:device code;		
Basic ordering unit (pcs)	5000		

## •Absolute Maximum Ratings ( $T_C = 25^\circ C$ )

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$I_D @ TC=25^\circ C$	48	A
	$I_D @ TC=75^\circ C$	34	A
	$I_D @ TC=100^\circ C$	29	A
Pulsed Drain Current <sup>①</sup>	$I_{DM}$	120	A
Total Power Dissipation	$P_D @ TC=25^\circ C$	30	W
Total Power Dissipation	$P_D @ TA=25^\circ C$	1.9	W
Operating Junction Temperature	$T_J$	-55 to 150	°C
Storage Temperature	$T_{STG}$	-55 to 150	°C
Single Pulse Avalanche Energy	$E_{AS}$	75	mJ



SHENZHEN TUOFENG SEMICONDUCTOR TECHNOLOGY CO.,LTD

## N - CHANNEL ENHANCEMENT MODE POWER MOSFET

**TFS040N03N**

## • Thermal resistance

Parameter	Symbol	Min.	Typ.	Max.	Unit
Thermal resistance, junction - case	R <sub>thJC</sub>	-	-	4.5	° C/W
Thermal resistance, junction - ambient	R <sub>thJA</sub>	-	-	45	° C/W
Soldering temperature, wavesoldering for 8 s	T <sub>sold</sub>	-	-	265	° C

• Electronic Characteristics(T<sub>j</sub>=25 °C, unless otherwise note)

Parameter	Symbol	Condition	Min.	Typ	Max.	Unit
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250uA	30	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250uA	1.1	1.6	2.0	V
Drain-Source Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> =30 V <sub>GS</sub> = 0V	-	-	1.0	uA
Gate- Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V , V <sub>DS</sub> = 0V	-	-	±100	nA
Static Drain-source On Resistance	R <sub>DSS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	3.9	5.5	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =15A	-	5.5	7.5	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = 25V, I <sub>D</sub> =20A	-	12	-	S
Source-drain voltage	V <sub>SD</sub>	I <sub>S</sub> =20A	-	-	1.20	V

## • Electronic Characteristics


Parameter	Symbol	Condition	Min.	Typ	Max.	Unit
Input capacitance	C <sub>iss</sub>	f = 1MHz V <sub>DS</sub> =15V V <sub>GS</sub> =0V	-	1615	-	pF
Output capacitance	C <sub>oss</sub>		-	245	-	
Reverse transfer capacitance	C <sub>rss</sub>		-	216	-	

• Gate Charge characteristics(T<sub>a</sub> = 25°C)


Parameter	Symbol	Condition	Min.	Typ	Max.	Unit
Total gate charge	Q <sub>g</sub>	V <sub>DD</sub> = 15V ID = 20A V <sub>GS</sub> = 10V	-	33.8	-	nC
Gate - Source charge	Q <sub>gs</sub>		-	8.5	-	
Gate - Drain charge	Q <sub>gd</sub>		-	7.5	-	

Note: ① Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2% ;


### Typical Electrical and Thermal Characteristics



**Figure 1** Switching Test Circuit




**Figure 2** Switching Waveforms




T<sub>J</sub>-Junction Temperature(°C)

**Figure 3** Power Dissipation




T<sub>J</sub>-Junction Temperature(°C)

**Figure 4** Drain Current




Vds Drain-Source Voltage (V)

**Figure 5** Output Characteristics




I<sub>D</sub>- Drain Current (A)


**Figure 6** Drain-Source On-Resistance




**Figure 7 Transfer Characteristics**




**Figure 8 Drain-Source On-Resistance**




**Figure 9  $R_{DS(on)}$  vs  $V_{GS}$**




**Figure 10 Capacitance vs  $V_{DS}$**




**Figure 11 Gate Charge**



**Figure 12 Source-Drain Diode Forward**



**Figure 13 Safe Operation Area**




**Figure 14 Normalized Maximum Transient Thermal Impedance**




SHENZHEN TUOFENG SEMICONDUCTOR TECHNOLOGY CO.,LTD


N-CHANNEL ENHANCEMENT MODE POWER MOSFET

**TFS040N03N****DFN5060-8L**

TOPVIEW



BOTTOMVIEW



SIDEVIEW

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
* A1	0.00	0.02	0.05
* b	0.36	0.41	0.46
* A2	0.203	BSC	
* D	4.90	5.00	5.10
* D1	4.15	4.20	4.25
* D2	2.87	3.07	3.27
* E	5.90	6.00	6.10
* E1	2.02	2.17	2.32
* E2	1.22	1.32	1.42
* E3	0.55	0.60	0.65
* e	1.27	REF	
Ne		BSC	3.81
* k	0.71	0.81	0.91
* k1	0.40	0.50	0.60
* L	0.55	0.60	0.65