



Shenzhen Tuofeng Semiconductor Technology Co., Ltd

N-CHANNEL ENHANCEMENT MODE POWER MOSFET

SGT MOS、低内阻、低结电容开关损耗小

TF008N04NGC**• General Description**



The TF008N04NGC combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$. This device is ideal for load switch and battery protection applications.

• Features

- Advance high cell density Trench technology
- Low $R_{DS(ON)}$ to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance

• Application

- MB/VGA Vcore
- SMPS 2nd Synchronous Rectifier
- POL application
- BLDC Motor driver

• Product Summary $V_{DS} = 40V$ $I_D = 200A$ $R_{DS(ON)(10V\ typ)} = 0.8m\Omega$ $R_{DS(ON)(4.5V\ typ)} = 1.0m\Omega$ **PDFNWB5x6-8L-Clip****• Ordering Information:**

Part NO.	TF008N04NGC
Marking 1	008N04GC:TF008N04NGC
Marking 2	TF:tuofeng; AA:device code; Y:year code; X:Week
MOQ	5000

• Absolute Maximum Ratings ($T_C = 25^\circ C$)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	$I_D @ T_C = 25^\circ C$	200	A
	$I_D @ T_C = 75^\circ C$	140	A
	$I_D @ T_C = 100^\circ C$	120	A
Pulsed Drain Current ^①	I_{DM}	750	A
Total Power Dissipation	$P_D @ T_C = 25^\circ C$	65.7	W
Total Power Dissipation	$P_D @ T_A = 25^\circ C$	1.5	W
Operating Junction Temperature	T_J	-55 to 150	$^\circ C$
Storage Temperature	T_{STG}	-55 to 150	$^\circ C$

Note: ① Pulse Test : Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$;



Shenzhen Tuofeng Semiconductor Technology Co., Ltd

N - CHANNEL ENHANCEMENT MODE POWER MOSFET

SGT MOS、低内阻、低结电容开关损耗小

TF008N04NGC

Single Pulse Avalanche Energy	E_{AS}	650	mJ
Avalanche Current	$I_{AS} I_{AR}$	55	A

•Thermal resistance

Parameter	Symbol	Min.	Typ.	Max.	Unit
Thermal resistance, junction - case	R_{thJC}	-	-	2.0	° C/W
Thermal resistance, junction - ambient	R_{thJA}	-	-	55	° C/W
Soldering temperature, wave soldering for 8s	T_{sold}	-	-	265	° C

•Electronic Characteristics($T_a = 25^\circ\text{C}$)

Parameter	Symbol	Condition	Min.	Typ	Max.	Unit
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	40			V
Gate Threshold Voltage	$V_{GS(\text{TH})}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	1.2	1.7	2.4	V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=40\text{V}, V_{GS} = 0\text{V}$			1.0	μA
Gate- Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{V}, V_{DS} = 0\text{V}$			± 100	nA
Static Drain-source On Resistance	$R_{DS(\text{ON})}$	$V_{GS}=10\text{V}, I_D=20\text{A}$		0.8	1.0	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=20\text{A}$		1.0	1.5	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{DS} = 10\text{V}, I_D=20\text{A}$		10		S
Source-drain voltage	V_{SD}	$I_S=20\text{A}$			1.20	V

•Electronic Characteristics($T_a = 25^\circ\text{C}$)

Parameter	Symbol	Condition	Min.	Typ	Max.	Unit
Input capacitance	C_{iss}	$V_{DS}=20\text{V}, V_{GS}=0\text{V}$ $f = 1\text{MHz}$	-	6650	-	pF
Output capacitance	C_{oss}		-	1495	-	
Reverse transfer capacitance	C_{rss}		-	103	-	

•Gate Charge characteristics($T_a = 25^\circ\text{C}$)

Parameter	Symbol	Condition	Min.	Typ	Max.	Unit
Gate Resistance	R_g	$f = 1\text{MHz}$		2.2		Ω
Total gate charge	Q_g	$V_{DD} = 20\text{V}$ $I_D = 20\text{A}$ $V_{GS} = 10\text{V}$	-	118	-	nC
Gate - Source charge	Q_{gs}		-	19.0	-	
Gate - Drain charge	Q_{gd}		-	22.2	-	
Turn-ON Delay time	$t_{D(on)}$	$V_{GS}=10\text{V}, V_{DS}=20\text{V}$ $R_G = 3.0\Omega, I=20\text{A}$		13.8		ns
Turn-ON Rise time	t_r			14.0		ns
Turn-Off Delay time	$t_{D(off)}$			91.0		ns
Turn-Off Fall time	t_f			43.0		ns

Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Forward Characteristics of Reverse




Figure 4. $R_{DS(on)}$ vs. V_{GS}




Figure 5. $R_{DS(on)}$ vs. I_D




Figure 6. Normalized $R_{DS(on)}$ vs. Temperature




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Safe Operating Area








Figure 11. Normalized Maximum Transient Thermal Impedance



Resistive switching time test circuit &waveforms





Gate charge test circuit &waveforms



Peak diode recovery dv/dt circuit &waveforms



Unclamped inductive switching test circuit &waveforms






Shenzhen Tuofeng Semiconductor Technology Co., Ltd

N-CHANNEL ENHANCEMENT MODE POWER MOSFET

SGT MOS、低内阻、低结电容开关损耗小


TF008N04NGC

PDFNWB5x6-8L Package Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254REF.		0.010REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
θ	10°	12°	10°	12°

PDFNWB5x6-8L Suggested Pad Layout



Note:

1. Controlling dimension: in millimeters.
2. General tolerance: $\pm 0.05\text{mm}$.
3. The pad layout is for reference purposes only.